

a	DS 1
	·0 <b>S</b> Q
•	A S
5	A S O

O 4

0 4 0 8

(p)

Address	field	
Pre-Amble	field	
CM	field	

Reserve

Σ O	Pre-Write	Data	Post-V
field	field	field	field

Post-Write	field
Data	field






F I G. 2

SEGMENT NUMBER	osa	DS1	DS2	DS3		DS43	DS44
RECORDING DATA	Header	S Data	a Data	S Data	•	S Data	Data

COPY





# JUL 3 1 2 5	• .		
A PRADEMARK CHICH	O 4		D S 4 4
	O 4 ⊗ ω		0 S 4 3
			:
4	•		•
П Д	D S		D S
ட	S D S		S 4
	S O S	<b>木</b>	33
	D 8		D S
	S L		8 D
	0 0		0 0
		-	

& L

**8** 0

S -

S O

	-	
		•
,		

g an order grotada	0 4 8 4		0 0 4 4
	0 4 8 8	<u> </u>	0 A
·			
	•		•
D.	•		•
G			•
<del>Г</del>	DS 5		D S
	DS 4	∑√	DS 4
·	D S	十	DS 3
	D S		D S 2
	D S		0 L
	0 0		<b>S</b> O

3





(a) PRIOR ART ဖ

	· •	
 တ		
DS	0	
S A	0	

Q 4 Q 4

ტ გ მ

(b) PRIOR ART ထ

Pre-Amble Address field


Data	plejj
CM	field


		•
	go ar — — — — — — — — — — — — — — — — — —	حيث پنج
٥		
Reserve		
1		
Address field		व ख
\ddres field		Data field
`		
	1RT	
	7 Y	
	PRIOR ART	
	ā	
	ပ	
əlq	Ü	
Am الو		
.e —	Θ	
P	•.	L
CM Pre—Amble field	9	S S
O ₩	*	ା ଅ ଅ





## FIG. 7 PRIOR ART





CLOCK GENERATION CIRCUIT

TPP



FIG. 8 PRIOR ART

RECORDING DATA PROCESSING CIRCUIT

MODULATION CIRCUIT

MAGNETIC HEAD DRIVE CIRCUIT

LD DRIVE CIRCUIT

CONVERTER

R

COPY

FIG. 9 PRIOR ART

	1	
° 0 4 8 4		D S 4 4
D S 4 3	·	0 S 4 3
•		•
D S		ဝ
S Q	Z V	S 4
S E	<del></del>	ဝဗ
D S 2		D S 2
S C		S L
S O .		S O
S O		S O

*:	S 4	ب جيني نظيم	D S 4 4
	0 4 8 3		D S 4 3
	•		•
	D S .		ည
	D S 4	∑↓	0 A
	D S 3	<b></b>	၁၁
	D S 2		DS 2
	S T		D S
	S O		S O